Programming languages used in this repository
-
Python
91.42 %
-
VHDL
4.13 %
-
Verilog
2.75 %
-
Makefile
1.12 %
-
Tcl
0.4 %
-
SystemVerilog
0.09 %
-
Stata
0.06 %
-
Coq
0.02 %
Commit statistics for d236f052a3f0b8d1f197e5cacf830d7d891262f2 Jan 12 - Oct 29
- Total: 1302 commits
- Average per day: 0.4 commits
- Authors: 24
Commits per day of month
Commits per weekday
Commits per day hour (UTC)