Programming languages used in this repository

  •   Python
    91.42 %
  •   VHDL
    4.13 %
  •   Verilog
    2.75 %
  •   Makefile
    1.12 %
  •   Tcl
    0.4 %
  •   SystemVerilog
    0.09 %
  •   Stata
    0.06 %
  •   Coq
    0.02 %

Commit statistics for cd664d09a2943b63c2d4426e4b54ca8dec725636 Jan 12 - Dec 21

  • Total: 1076 commits
  • Average per day: 0.4 commits
  • Authors: 23

Commits per day of month

Commits per weekday

Commits per day hour (UTC)