Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
c0522d30
Commit
c0522d30
authored
Mar 30, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add test for previous commit.
parent
d6694bf2
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
74 additions
and
1 deletion
+74
-1
Makefile.ref
testsuite/100vhdl_parser/Makefile.ref
+54
-0
Manifest.py
testsuite/100vhdl_parser/Manifest.py
+7
-0
gate.vhdl
testsuite/100vhdl_parser/gate.vhdl
+9
-0
test_all.py
testsuite/test_all.py
+4
-1
No files found.
testsuite/100vhdl_parser/Makefile.ref
0 → 100644
View file @
c0522d30
########################################
# This file was generated by hdlmake #
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE
:=
gate
MODELSIM_INI_PATH
:=
../linux_fakebin/..
VCOM_FLAGS
:=
-quiet
-modelsimini
modelsim.ini
VSIM_FLAGS
:=
VLOG_FLAGS
:=
-quiet
-modelsimini
modelsim.ini
VMAP_FLAGS
:=
-modelsimini
modelsim.ini
#target for performing local simulation
local
:
sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC
:=
VERILOG_OBJ
:=
VHDL_SRC
:=
gate.vhdl
\
VHDL_OBJ
:=
work/hdlmake/gate_vhdl
\
INCLUDE_DIRS
:=
LIBS
:=
work
LIB_IND
:=
work/hdlmake/work-stamp
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
cp
$<
.
2>&1
work/hdlmake/work-stamp
:
(
vlib work
&&
vmap
$(VMAP_FLAGS)
work
&&
mkdir
-p
work/hdlmake
&&
touch
work/hdlmake/work-stamp
)
||
rm
-rf
work
work/hdlmake/gate_vhdl
:
gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
touch
$@
# USER SIM COMMANDS
sim_pre_cmd
:
sim_post_cmd
:
CLEAN_TARGETS
:=
$(LIBS)
modelsim.ini transcript
clean
:
rm
-rf
$(CLEAN_TARGETS)
mrproper
:
clean
rm
-rf
*
.vcd
*
.wlf
.PHONY
:
mrproper clean sim_pre_cmd sim_post_cmd simulation
testsuite/100vhdl_parser/Manifest.py
0 → 100644
View file @
c0522d30
action
=
"simulation"
sim_tool
=
"modelsim"
top_module
=
"gate"
files
=
[
"gate.vhdl"
]
testsuite/100vhdl_parser/gate.vhdl
0 → 100644
View file @
c0522d30
use
work
.
all
;
entity
gate
is
end
;
architecture
arch
of
gate
is
begin
assert
false
report
msg
;
end
arch
;
testsuite/test_all.py
View file @
c0522d30
...
...
@@ -282,9 +282,12 @@ def test_gitsm_fetch026():
hdlmake
.
main
.
hdlmake
([
'fetch'
])
shutil
.
rmtree
(
'ipcores'
)
def
test_vhdl_parser
():
def
test_vhdl_parser
027
():
run_compare
(
path
=
"027vhdl_parser"
)
def
test_vhdl_parser100
():
run_compare
(
path
=
"100vhdl_parser"
)
def
test_manifest_print
():
run
([],
path
=
"028manifest_print"
)
os
.
remove
(
'028manifest_print/Makefile'
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment