Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Repository
43e115fc92d82856951ec071a0eb70fc5ce61939
Switch branch/tag
hdl-make
hdlmake
dep_file.py
Find file
Blame
History
Permalink
Create the MODULE relation in Verilog and identify it with ARCHITECTURE in VHDL
· 43e115fc
Javier D. Garcia-Lasheras
authored
May 30, 2016
43e115fc
dep_file.py
6.27 KB
Edit
Web IDE
Replace dep_file.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace dep_file.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
