Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
H
HDL Core Lib
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • HDL Core Lib
  • Wiki
  • News

News

Last edited by Projects Feb 12, 2019
Page history

Wishbone b4 draft released

added by Javier Serrano on 2010-06-28 14:29:05.288157

This new version includes a pipelined mode to cater for devices with high throughput and high latency such as DDR RAM chips. See the draft in Document.

Wishbone slave core generator

added by Anonymous on 2010-03-01 13:06:42.389131

Wishbone slave core generator (wbgen2) is a Lua script for generating VHDL Wishbone slave cores from a register set description provided by the user. By the ”slave core” we mean a HDL entity which is connected to Wishbone bus on one side, and on the other side it provides ports for accessing memory mapped registers, FIFOs and RAMs. More info here.

Clone repository
  • Documents
  • Hdl git rules
  • Home
  • News
  • Timetagformat
  • Documents
    • Material on synchronizers
    • Vhdl coding guidelines
    • Wishbone b4 specification
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.