Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
G
GSI Timing Starter Kit
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • GSI Timing Starter Kit
  • Wiki
  • Prebuilt images

Prebuilt images

Last edited by Cesar Prados Feb 06, 2013
Page history

Prebuilt images

These images include gateware for the FPGA configuration and firmware for the LM32 processor embedded in the FPGA.

  • scu2.jam file is for SCUv2 boards
  • spec_top.bit is for SPECv4 boards.
  • vetar_top.jam and vetar_cpld.jed is for the VETAR, jam file for Altera FPGA and the bit for the Xilinx CPLD.
  • exploder_top.jam is for the EXPLODER boards.

Once you have downloaded these files, you may want to Flash-an-Altera-device or Flash-a-Xilinx-device.

Files

  • scu2.jam
  • spec_top.bit
  • vetar_top.jam
  • vetar_cpld.jed
  • exploder_top.jam
Clone repository
  • Building from sources
  • Capture timestamps
  • Configure a data master
  • Configure a spec host
  • Configure a vme host
  • Configure a vme system
  • Documents
  • Flash a xilinx device
  • Flash an altera device
  • Home
  • Io assignments
  • Prebuilt images
  • Read the current time
  • Documents
    • Project attachments
    • Syslinux.cfg
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.