Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
G
Gennum GN4124 core
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 1
    • Issues 1
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Gennum GN4124 core
  • Wiki
  • Techspec

Techspec

Last edited by Simon Deprez Jun 15, 2010
Page history

Technical specification

First draft for GN4124 core technical specification.

Introduction

This specification describes how the core works internally. For each internal block, we give a summary description of its function.

De-multiplexer

This block takes the double data rate 16-bit P2L (PCI Express to Local Bus direction) bus from the GN4124 device and converts it to a single data rate 32-bit bus for use inside the GN4124 core.

Multiplexer

It takes the internal single data rate 32 bit data and transmits it as double data rate 16-bit data on the L2P (Local Bus to PCI Express direction) bus.

Packet decoder

This block extracts header information, address, data, byte enables, and timing controls of the packets from the GN4124 chip. It provides signals like:

  • type of packet (target read request, target write request,master read completion ...)
  • Begin of packet
  • Address that will increment with data
  • Data
  • End of packet

Wishbone master

The Wishbone master implements a master for the Wishbone interconnection bus. It transforms a PCIe write into a Wishbone write and a PCIe read into a Wishbone read. Only single word reads and writes are supported. PCI express bursts are divided in single reads and writes.

Data are coming from the packet decoder. Wishbone signals are generated and the master waits for an acknowledge. The incoming requests are saved in a FIFO. The FIFO depth is 16. The Wishbone master is allowing the GN4124 chip to send a request only if the FIFO is empty. The latency of the transfer between the GN4124 chip and the Wishbone master makes this FIFO necessary

Arbiter

Arbitrate between Wishbone master, DMA master and DMA sequencer. The arbiter is waiting for a request signal from one of this blocks and it grants the bus to the first requester until the end of the packet.

The highest priority is for Wishbone master and the lower priority is for the DMA controler.

DMA controller

DMA master

Interrupt clock bridge

It transforms input interrupt one-tick-long pulse clocked by sys_clk_i in a one-tick-long pulse clocked by the GN4124 local bus clock.

Files

  • GN4124core_arch.png
  • GN4124core_sequencer.png
Clone repository
  • Documents
  • Home
  • News
  • Release 1 0
  • Release 2 0
  • Faq
  • Releases
  • Techspec
  • Users
  • Documents
    • Project attachments
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.