Programming languages used in this repository

  •   VHDL
    94.98 %
  •   SystemVerilog
    3.55 %
  •   Stata
    1.25 %
  •   Python
    0.22 %

Commit statistics for 06414d93d446a4e851f8aecd7512eec1b6d1fc4c Apr 29 - Sep 29

  • Total: 274 commits
  • Average per day: 0.1 commits
  • Authors: 12

Commits per day of month

Commits per weekday

Commits per day hour (UTC)