minor style fixes.

c863e721 · Tristan Gingold · 578018b4 · c863e721 · c863e721
Commit c863e721 authored Aug 23, 2019 by Tristan Gingold
Hide whitespace changes
Inline Side-by-side

Showing with 2 additions and 3 deletions

dma_controller.vhd hdl/rtl/dma_controller.vhd +2 -2

p2l_dma_master.vhd hdl/rtl/p2l_dma_master.vhd +0 -1

No files found.
--- a/hdl/rtl/dma_controller.vhd
+++ b/hdl/rtl/dma_controller.vhd
@@ -291,7 +291,7 @@ begin
            -- Clear abort signal
            dma_ctrl_abort_o <= '0';

-            if (unsigned(dma_len_reg(31 downto 2)) = 0) then
+            if unsigned(dma_len_reg(31 downto 2)) = 0 then
              -- Requesting a DMA of 0 word length gives a error
              dma_irq_reg            <= '1';
              dma_stat_reg           <= c_DMA_STAT_ERROR;
@@ -301,7 +301,7 @@ begin
              if dma_attrib_dir_reg = '0' then
                -- L2P transfer (from target to PCIe)
                dma_ctrl_start_l2p_o <= '1';
-              elsif dma_attrib_dir_reg = '1' then
+              else
                -- P2L transfer (from PCIe to target)
                dma_ctrl_start_p2l_o <= '1';
              end if;

--- a/hdl/rtl/p2l_dma_master.vhd
+++ b/hdl/rtl/p2l_dma_master.vhd
@@ -133,7 +133,6 @@ architecture behaviour of p2l_dma_master is
  signal is_next_item     : std_logic;
  signal completion_error : std_logic;
  signal dma_busy_error   : std_logic;
-  signal dma_length_error : std_logic;
  signal dma_ctrl_done_t  : std_logic := '0';
  signal rx_error_t       : std_logic := '0';
  signal rx_error_d       : std_logic := '0';