

**ORGANISATION EUROPÉENNE POUR LA RECHERCHE NUCLÉAIRE
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH**

CERN BE-CO-HT

Technical Specification

Genum GN4124 Core For FMC Projects

July 2010

Edited by:
Simon Deprez

Checked by:

Abstract

This technical specification describes the HDL controller for Genum GN4124 chip. It provides a Wishbone master for control and status registers access and a DMA controller for high speed data transfers.

Revision History

Version	Date	Notes
0.1	10-06-2010	Initial release
0.2	12-07-2010	First draft
0.3	20-07-2010	Add byte swapping

Contents

Introduction	3
1 De-multiplexer	3
2 Multiplexer	3
3 Packet decoder	4
4 CSR Wishbone master	4
5 DMA Engine	5
5.1 DMA controller	5
5.2 L2P DMA Master	5
5.3 P2L DMA Master	6
6 Arbiter	6
7 Interrupt clock bridge	7

List of Figures

1 GN4124 core for PCIe FMC carrier	3
2 CSR Wishbone master	4
3 DMA controller	6
4 DMA controller state machine	7
5 L2P DMA master	8
6 P2L DMA master	8

Introduction

The GN4124 core is a controller for the GN4124 chip on the PCIe FMC Carrier¹ (PFC) and the Simple PCIe FMC carrier² (SPEC). The functional specification³ describes the interfaces of the core and the configuration registers of the DMA controller.

This specification describes how the core works internally. For each internal block, we give a summary description of its function. Figure 1 show the core with all main blocks.




Figure 1: GN4124 core for PCIe FMC carrier

The structure of this cores and some signals names are based on the Gennum cores *Lambo* and *Lotus*.

The VHDL guidelines⁴ describes the rules used for writing the HDL code and the signals naming conventions.

1 De-multiplexer

This block takes the double data rate 16-bit P2L (PCI Express to Local Bus direction) bus from the GN4124 device and converts it to a single data rate 32-bit bus for use inside the GN4124 core.

2 Multiplexer

It takes the internal single data rate 32-bit data and transmits it as double data rate 16-bit data on the L2P (Local Bus to PCI Express direction) bus.

¹See <http://www.ohwr.org/projects/fmc-pci-carrier>.

²See <http://www.ohwr.org/projects/spec>.

³See http://svn.ohwr.org/gn4124-core/trunk/documentation/specifications/func_spec_GN4124_core.pdf.

⁴See <http://www.ohwr.org/attachments/27/VHDLcoding.pdf>.

3 Packet decoder

This block extracts header information, address, data, byte enables, and timing controls of the packets from the GN4124 chip. It provides signals like:

- Type of packet (target read request, target write request, master read completion ...)
- Begin of packet
- Address that will increment with data for data block transfer (e.g. DMA transfers)
- Data
- End of packet

4 CSR Wishbone master

The CSR Wishbone master implements a master for the CSR Wishbone bus. CSR stands for Control and Status Registers. The CSR Wishbone bus is foreseen to access control, status and configuration registers of the cores inside the FPGA. It transforms a PCIe write into a Wishbone write and a PCIe read into a Wishbone read. Only single word reads and writes are supported on the Wishbone interface. The Wishbone master is using an external clock that can be different from the GN4124 core clock.

Figure 2 shows the block diagram of the CSR Wishbone master.




Figure 2: CSR Wishbone master

The target memory reads and target memory writes packets type coming from the decoder are routed to the CSR Wishbone master. The target address, the data (for the write cycles) and the cycle type (read or write) are pushed to a FIFO. The FIFO is used for synchronisation between the GN4124 core clock domain and the CSR Wishbone clock domain.

The memory r/w requests are queued up at full local bus speed into the FIFO then the requests are played out at the Wishbone bus speed. When the FIFO is almost full the `p_wr_rdy_o` signal is de-asserted to indicate to the GN4124 that no more requests can be accepted.

In case of memory read request, the data read back from the wishbone bus are pushed to another FIFO, also for synchronisation between the two clock domains. Then a read completion packet containing the read data is generated and sent to the arbiter.

5 DMA Engine

5.1 DMA controller

NAME	OFFSET	MODE	RESET	DESCRIPTION
DMACTRLR	0x00	R/W	0x00000000	DMA engine control
DMASTATR	0x04	RO	0x00000000	DMA engine status
DMACSTARTR	0x08	R/W	0x00000000	DMA start address in the carrier
DMAHSTARTLR	0x0C	R/W	0x00000000	DMA start address (low) in the PCIe host
DMAHSTARTHR	0x10	R/W	0x00000000	DMA start address (high) in the PCIe host
DMALENR	0x14	R/W	0x00000000	DMA read length in bytes
DMANEXTLR	0x18	R/W	0x00000000	Pointer (low) to next item in list
DMANEXTHR	0x1C	R/W	0x00000000	Pointer (high) to next item in list
DMAATTRIBR	0x20	R/W	0x00000000	DMA chain control

Table 1: Register set for the DMA controller block

The DMA controller is a Wishbone slave controlled from the PCI Express host with the Wishbone master (see the functional specification). Figure 3 shows the internals of the DMA controller.

The transfer starts when the first bit (LSB) of the DMACTRLR (See table 1) register is asserted. One of the two signals, `dma_ctrl_start_L2P_o` and `dma_ctrl_start_P2L_o`, is set to '1' for one clock cycle. The `dma_ctrl_start_L2P_o` signal controls the DMA L2P master that performs transfers from the carrier to the PCI Express host and the `dma_ctrl_start_P2L_o` signal controls the DMA P2L master that performs transfers from the PCI Express host to the carrier.

The DMA controller waits for the `dma_ctrl_done_i` signal from one of the two DMA masters that indicates the end of the transfer. The `dma_ctrl_error_i` signal indicates the end of the current transfer if an error occurs.

After the end of a transfer, if this transfer is not the last, the controller ask to the P2L DMA master the new item of the DMA chain. The `next_item_valid_i` signal indicates that the DMA master can read the new DMA chain item from the P2L DMA master and starts the new cycle.

5.2 L2P DMA Master

The L2P DMA master (See figure 5) performs data transfers from the FMC carrier to the memory of the PCI Express host. The transfer is split in blocks of data with a maximal length of 4096 bytes. This is the maximal length of transfers allowed by the GN4124 chip.

The L2P DMA master sends a master read request on the DMA interface and waits for answer. This transfer is clocked by the `sys_clk_i` signal. The received data are stocked in a FIFO that allows switching between clock domains.




Figure 3: DMA controller

When the block of data is in the FIFO, the DMA master sends a master write request to the PCI Express host. This operation is clocked by the GN4124 Local Bus Clock. The transfer is paused if the `l_wr_rdy_i` signal from GN4124 chip is not asserted.

5.3 P2L DMA Master

The P2L DMA master (See figure 6) performs data transfers from the PCI Express host to the FMC carrier. The transfer is split in blocks of data with a maximal length of 4096 bytes.

The P2L DMA master sends a memory read request toward the GN4124 chip and waits for the answer. This operation is clocked by the GN4124 Local Bus Clock. The received data are stocked in a FIFO.

When the block of data is in the FIFO, the DMA master starts a master write cycle on the DMA interface of this block. This transfer is clocked by the `sys_clk_i` signal.

6 Arbiter

Arbitrate between Wishbone master and the two DMA masters. The arbiter is waiting for a request signal from one of this blocks and it grants the bus to the first requester until the end of the packet.




Figure 4: DMA controller state machine

The highest priority is for the Wishbone master, then for the P2L DMA master, and the lower priority is for the L2P DMA master.

7 Interrupt clock bridge

It transforms input interrupt one-tick-long pulse clocked by `sys_clk_i` in a one-tick-long pulse clocked by the GN4124 local bus clock.




Figure 6: P2L DMA master

