• Dimitris Lampridis's avatar
    hdl/sim: Protect CIWBMasterAccessor against multiple requests · e85a2855
    Dimitris Lampridis authored
    When performing reads/writes from multiple threads, CIWBMasterAccessor does not provide any
    protection, leading to data from one request being delivered to another.
    
    By replacing the data queues with SV mailboxes, we ensure that only one thread can access the
    mailbox at any given time. Furthermore, we add a SV event in wb_cycle_t, which is used to notify
    the readm()/writem() tasks that their transfer is complete, to avoid getting the result of the
    wrong transfer.
    e85a2855
Name
Last commit
Last update
..
gc_fsm_watchdog Loading commit data...
regs Loading commit data...
vhdl Loading commit data...
wb_i2c_bridge Loading commit data...
if_wb_link.svh Loading commit data...
if_wb_master.svh Loading commit data...
if_wb_slave.svh Loading commit data...
if_wishbone_accessor.svh Loading commit data...
if_wishbone_defs.svh Loading commit data...
if_wishbone_types.svh Loading commit data...
onewire_slave_model.v Loading commit data...
simdrv_defs.svh Loading commit data...
simdrv_wb_spi.svh Loading commit data...
vhd_wishbone_master.svh Loading commit data...