Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
P
Platform-independent core collection
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 11
    • Issues 11
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 4
    • Merge Requests 4
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Platform-independent core collection
  • Issues
  • #12

Closed
Open
Opened Mar 08, 2017 by Piotr Miedzik@qermit
  • Report abuse
  • New issue
Report abuse New issue

wb_spi: loosing first bit during first transfer

wb_spi: loosing first bit during first transfer when tx_negate=1 and rx_negate=0 (CPOL=0,CPHA=0)

Steps to reproduce bug:
write 0x00000004 to 0x00000014 (divider)
write 0x00000001 to 0x00000018 (slave select)
write 0x000000FF to 0x00000000 (data0)
write 0x00000508 to 0x00000010 (ctrl)
Wait for end of transfer
write 0x000000FF to 0x00000000 (data0)
write 0x00000508 to 0x00000010 (ctrl)

Files

  • tx_neg_0xFF.PNG
  • tx_neg_0xFF.PNG
  • tb_wb_spi.vhd
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
0
Labels
None
Assign labels
  • View project labels
Reference: project/general-cores#12