Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Platform-independent core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
18
Issues
18
List
Board
Labels
Milestones
Merge Requests
5
Merge Requests
5
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Platform-independent core collection
Commits
cc5228b9
Commit
cc5228b9
authored
Aug 01, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
gc_sync_word_*: use the same name to use the same constraints.
parent
c99ecb4c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
8 deletions
+8
-8
gc_sync_word_rd.vhd
modules/common/gc_sync_word_rd.vhd
+4
-4
gc_sync_word_wr.vhd
modules/common/gc_sync_word_wr.vhd
+4
-4
No files found.
modules/common/gc_sync_word_rd.vhd
View file @
cc5228b9
...
...
@@ -57,12 +57,12 @@ entity gc_sync_word_rd is
end
entity
;
architecture
arch
of
gc_sync_word_rd
is
signal
gc_sync_word_
rd_
data
:
signal
gc_sync_word_data
:
std_logic_vector
(
g_WIDTH
-
1
downto
0
)
:
=
(
others
=>
'0'
);
attribute
keep
:
string
;
attribute
keep
of
gc_sync_word_
rd_
data
:
signal
is
"true"
;
attribute
keep
of
gc_sync_word_data
:
signal
is
"true"
;
signal
d_ready
:
std_logic
;
signal
wr_in
:
std_logic
;
...
...
@@ -84,7 +84,7 @@ begin
if
rising_edge
(
clk_in_i
)
then
if
d_ready
=
'1'
then
-- Constantly update the data if ready
gc_sync_word_
rd_
data
<=
data_in_i
;
gc_sync_word_data
<=
data_in_i
;
end
if
;
end
if
;
end
process
;
...
...
@@ -96,7 +96,7 @@ begin
ack_out_o
<=
'0'
;
elsif
wr_in
=
'1'
then
-- Data is stable.
data_out_o
<=
gc_sync_word_
rd_
data
;
data_out_o
<=
gc_sync_word_data
;
ack_out_o
<=
'1'
;
else
ack_out_o
<=
'0'
;
...
...
modules/common/gc_sync_word_wr.vhd
View file @
cc5228b9
...
...
@@ -62,12 +62,12 @@ end entity;
architecture
arch
of
gc_sync_word_wr
is
signal
gc_sync_word_
wr_
data
:
signal
gc_sync_word_data
:
std_logic_vector
(
g_WIDTH
-
1
downto
0
)
:
=
(
others
=>
'0'
);
attribute
keep
:
string
;
attribute
keep
of
gc_sync_word_
wr_
data
:
signal
is
"true"
;
attribute
keep
of
gc_sync_word_data
:
signal
is
"true"
;
signal
d_ready
:
std_logic
;
signal
wr_in
:
std_logic
;
...
...
@@ -96,7 +96,7 @@ begin
if
rising_edge
(
clk_in_i
)
then
if
d_ready
=
'1'
and
wr_in
=
'1'
then
-- Write requested, save the input data
gc_sync_word_
wr_
data
<=
data_i
;
gc_sync_word_data
<=
data_i
;
end
if
;
end
if
;
end
process
p_writer
;
...
...
@@ -106,7 +106,7 @@ begin
if
rising_edge
(
clk_out_i
)
then
if
wr_out
=
'1'
then
-- Data is stable.
dat_out
<=
gc_sync_word_
wr_
data
;
dat_out
<=
gc_sync_word_data
;
wr_o
<=
'1'
;
else
wr_o
<=
'0'
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment