[hdl] allow general-cores modules to work with hdlmake even when 'target' is not set

284373b7 · Dimitris Lampridis · 116a9bf8 · 284373b7 · 284373b7 · 284373b7
Commit 284373b7 authored Aug 07, 2019 by Dimitris Lampridis
Hide whitespace changes
Inline Side-by-side

Showing with 21 additions and 2 deletions

Manifest.py modules/genrams/Manifest.py +7 -0

Manifest.py modules/wishbone/wb_lm32/Manifest.py +6 -1

Manifest.py platform/Manifest.py +8 -1

No files found.
--- a/modules/genrams/Manifest.py
+++ b/modules/genrams/Manifest.py
@@ -3,9 +3,16 @@ files = [
 	"genram_pkg.vhd",
 	"memory_loader_pkg.vhd"];

+try:
+        target
+except NameError:
+        target = ""
+
 if (target == "altera"):
 	modules = {"local" : ["altera", "generic", "common"]}
 elif (target == "xilinx" and syn_device[0:4].upper()=="XC6V"):
 	modules = {"local" : ["xilinx", "xilinx/virtex6", "common"]}
 elif (target == "xilinx"):
 	modules = {"local" : ["xilinx", "generic", "common"]}
+else:
+	modules = {"local" : ["generic", "common"]}
--- a/modules/wishbone/wb_lm32/Manifest.py
+++ b/modules/wishbone/wb_lm32/Manifest.py
@@ -9,7 +9,12 @@ files = [	"generated/xwb_lm32.vhd",
 					"src/lm32_include.v",
 					"src/lm32_ram.vhd",
 					"src/lm32_shifter.v"];
-					
+
+try:
+        target
+except NameError:
+        target = ""
+
 if(target == "altera"):
 	files.extend(["platform/generic/lm32_multiplier.v", "platform/altera/jtag_tap.v"]);
 elif (target == "xilinx" and syn_device[0:4].upper()=="XC6S"): # Spartan6

--- a/platform/Manifest.py
+++ b/platform/Manifest.py
+try:
+        target
+except NameError:
+        target = ""
+
 if target=="altera":
 	modules = {"local" : "altera"}
 elif target=="xilinx":
-	modules = {"local" : "xilinx"}
\ No newline at end of file
+	modules = {"local" : "xilinx"}
+else:
+        pass