Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FPGA Configuration Space
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FPGA Configuration Space
Commits
438a0b54
Commit
438a0b54
authored
May 02, 2011
by
Manohar Vanga
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Updated readme
Signed-off-by:
Manohar Vanga
<
manohar.vanga@gmail.com
>
parent
067621b8
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
README
README
+1
-1
No files found.
README
View file @
438a0b54
Wishbone bus simulation in Linux. The project contains a wishbone bus
driver, a PCI board driver (that has the wishbone bus on it) and tools
for generating the required firmware (for "faking" stuff like memory
maps).
maps).
Included are also two fake wishbone drivers.
I am currently testing this on a QEMU virtual machine (running the
latest git kernel). The hard disk image has been made using debootstrap.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment