Programming languages used in this repository

  •   VHDL
    69.12 %
  •   C
    10.02 %
  •   SystemVerilog
    9.83 %
  •   Stata
    7.36 %
  •   Python
    2.42 %
  •   Makefile
    0.49 %
  •   Lua
    0.48 %
  •   Tcl
    0.13 %
  •   Verilog
    0.09 %
  •   Shell
    0.05 %

Commit statistics for 04cdff5d4e664d305931775d18096a0aff6859c9 Mar 09 - Jul 29

  • Total: 1077 commits
  • Average per day: 0.3 commits
  • Authors: 20

Commits per day of month

Commits per weekday

Commits per day hour (UTC)