Skip to content

F
FMC TDC 1ns 5cha
Commit fc84e576 authored by Tristan Gingold's avatar Tristan Gingold Committed by Federico Vaga
Browse files
Options

svec: move constraints file to syn/svec directory

parent 78efdf18
Hide whitespace changes
Inline Side-by-side
Showing with 9 additions and 8 deletions
hdl/syn/svec/Manifest.py
View file @ fc84e576
......@@ -12,7 +12,9 @@ syn_project = "wr_svec_tdc.xise"
syn_tool = "ise"
#top_module = "wr_svec_tdc"
files = ["buildinfo_pkg.vhd", "sourceid_wr_svec_tdc_pkg.vhd"]
files = ["buildinfo_pkg.vhd",
"sourceid_wr_svec_tdc_pkg.vhd",
"wr_svec_tdc.ucf",]
modules = { "local" : [ "../../top/svec" ] }
......
hdl/top/svec/Manifest.py
View file @ fc84e576
files = ["wr_svec_tdc.ucf",
"wr_svec_tdc.vhd"];
files = ["wr_svec_tdc.vhd"];
fetchto = "../../ip_cores"
modules = {
"local" : [
"../../rtl/",
"../../ip_cores/general-cores",
"../../ip_cores/vme64x-core",
"../../ip_cores/wr-cores",
"../../ip_cores/general-cores",
"../../ip_cores/vme64x-core",
"../../ip_cores/wr-cores",
"../../ip_cores/wr-cores/board/svec",
"../../ip_cores/svec",
"../../ip_cores/ddr3-sp6-core"
]
}
]
}
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment