Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha
Commits
d4939966
Commit
d4939966
authored
Apr 29, 2020
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl/tdc_dma_engine: use faster IRQ timeout tick period when running in simulation mode
parent
b5bce5a8
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
4 deletions
+16
-4
fmc_tdc_mezzanine.vhd
hdl/rtl/fmc_tdc_mezzanine.vhd
+2
-1
tdc_dma_engine.vhd
hdl/rtl/tdc_dma_engine.vhd
+14
-3
No files found.
hdl/rtl/fmc_tdc_mezzanine.vhd
View file @
d4939966
...
...
@@ -448,7 +448,8 @@ begin
gen_with_dma_readout
:
if
g_USE_DMA_READOUT
generate
U_DMA_Engine
:
entity
work
.
tdc_dma_engine
generic
map
(
g_CLOCK_FREQ
=>
62500000
)
g_CLOCK_FREQ
=>
62500000
,
g_SIMULATION
=>
g_SIMULATION
)
port
map
(
clk_i
=>
clk_sys_i
,
rst_n_i
=>
rst_sys_n_i
,
...
...
hdl/rtl/tdc_dma_engine.vhd
View file @
d4939966
...
...
@@ -10,7 +10,8 @@ use work.gencores_pkg.all;
entity
tdc_dma_engine
is
generic
(
g_CLOCK_FREQ
:
integer
:
=
62500000
g_CLOCK_FREQ
:
integer
:
=
62500000
;
g_SIMULATION
:
boolean
:
=
false
);
port
(
clk_i
:
in
std_logic
;
...
...
@@ -55,9 +56,19 @@ architecture rtl of tdc_dma_engine is
3
=>
x"000001c0"
,
4
=>
x"000001c0"
);
constant
c_TIMER_PERIOD_MS
:
integer
:
=
1
;
constant
c_TIMER_DIVIDER_VALUE
:
integer
:
=
g_CLOCK_FREQ
*
c_TIMER_PERIOD_MS
/
1000
-
1
;
impure
function
f_pick_timer_divider
return
integer
is
begin
if
g_SIMULATION
then
return
1000
;
else
return
g_CLOCK_FREQ
*
c_TIMER_PERIOD_MS
/
1000
-
1
;
end
if
;
end
f_pick_timer_divider
;
constant
c_TIMER_DIVIDER_VALUE
:
integer
:
=
f_pick_timer_divider
;
signal
irq_tick_div
:
unsigned
(
15
downto
0
);
signal
irq_tick
:
std_logic
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment