migrate to common CI and add CI for fpga bitstreams
Showing
hdl/syn/.gitlab-ci.yml
0 → 100644
This source diff could not be displayed because it is too large.
You can
view the blob
instead.
hdl/syn/spec/wrc.ram
deleted
100644 → 0
This diff is collapsed.
This source diff could not be displayed because it is too large.
You can
view the blob
instead.
Please
register
or
sign in
to comment