Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC TDC 1ns 5cha - Hardware
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 10
    • Issues 10
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC TDC 1ns 5cha - Hardware
  • Wiki
  • Home

Home

Last edited by Evangelia Gousiou May 03, 2019
Page history

FMC Time to Digital Converter Hardware

The Time to Digital Converter board, FMC TDC 1ns 5cha (EDA-02290) is an FMC mezzanine board with five input channels.
It houses the Time to Digital Converter chip ACAM and it can calculate time differences between pulses arriving on the different channels.

The FMC TDC 1ns 5cha can be carried by any of the carrier boards: SPEC or SVEC.


Top view of the TDC board

The carrier board, SPEC or SVEC, provides FPGA logic, power supplies, clocking resources as well as the interface to the PCIe (SPEC) or VME64x (SVEC) bus. The FMC TDC mezzanine board houses mainly the five input channels and the ACAM time-to-digital converter chip. The following figure shows the main parts of the board.


Basic parts of the TDC board

Release

The FMC TDC 1ns 5cha is released in the ohwr repo as well as CERN's EDMS pages.
The currently produced version is V3.1.

Hardware release in Git repository V3.1
Hardware release EDMS EDA-02290-V3-1
Clone repository
  • Documents
  • Home
  • Documents
    • Board reviews
    • Pictures
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.