Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC TDC 1ns 5cha - Gateware
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 3
    • Issues 3
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC TDC 1ns 5cha - Gateware
  • Wiki
  • Spec tdc release 5 0

Spec tdc release 5 0

Last edited by Evangelia Gousiou Jul 09, 2014
Page history

SPEC TDC Release 5.0



Binary

For TDC v3.1 on SPEC carrier


Memory map

Registers map and Operation manual


Sources

Gateware (rev 159)

Gateware architecture


Release date

30.01.2014


Release notes

This version uses the VIC for the interrupts and does not make use of the GN4124 core DMA.
It uses ISE for synthesis (not Synplify).



_Back to the gateware release page_

E.Gousiou, Feb 2014

Clone repository
  • Documents
  • Gateware release
  • Home
  • Spec tdc release 1 0
  • Spec gw release
  • Spec tdc release 2 0
  • Spec tdc release 3 0
  • Spec tdc release 4 0
  • Spec tdc release 5 0
  • Spec tdc release 6 0
  • Spec tdc release 7 0
  • Svec tdc release 1 0
  • Documents
    • Project attachments
    • Version 'v6.0' attachments
    • Version 'v7.0' attachments
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.