Programming languages used in this repository
-
VHDL
86.26 %
-
Stata
5.04 %
-
SystemVerilog
4.06 %
-
Makefile
3.7 %
-
Python
0.66 %
-
Lua
0.16 %
-
Verilog
0.11 %
Commit statistics for f5d073519465fb60717fd3f92dc4d99fa43ecdd8 Mar 09 - Aug 08
- Total: 50 commits
- Average per day: 0.1 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)