Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
afa65e47
Commit
afa65e47
authored
Oct 16, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
top/spec: disable fifo readout (spec driver uses DMA)
parent
07b91e04
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
wr_spec_tdc.vhd
hdl/top/spec/wr_spec_tdc.vhd
+1
-1
No files found.
hdl/top/spec/wr_spec_tdc.vhd
View file @
afa65e47
...
...
@@ -104,7 +104,7 @@ entity wr_spec_tdc is
generic
(
g_WRPC_INITF
:
string
:
=
"../../ip_cores/wr-cores/bin/wrpc/wrc_phy8.bram"
;
g_WITH_DIRECT_READOUT
:
boolean
:
=
FALSE
;
-- for embedded applications, like WRTD
g_USE_FIFO_READOUT
:
boolean
:
=
TRU
E
;
-- 1x 64-tstamps-long FIFO per channel; used on SVEC
g_USE_FIFO_READOUT
:
boolean
:
=
FALS
E
;
-- 1x 64-tstamps-long FIFO per channel; used on SVEC
g_USE_DMA_READOUT
:
boolean
:
=
TRUE
;
-- DMA; used on SPEC
g_SIMULATION
:
boolean
:
=
FALSE
;
-- TRUE only in sim
g_USE_FAKE_TIMESTAMPS_FOR_SIM
:
boolean
:
=
FALSE
-- when instantiated in a test-bench
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment