Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC-PROFINET
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
FMC-PROFINET
Issues
Open
0
Closed
27
All
27
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Consider making core between L6 and L7 thicker
#91
· opened
Jun 03, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
1
updated
Jun 07, 2021
The P1V5 and VADJ planes stray unneccessarily
#90
· opened
Jun 03, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
4
updated
Jun 08, 2021
The P1V5 plane gets way too thin at certain points
#89
· opened
May 10, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
2
updated
Jun 03, 2021
The ERTEC IC is missing decoupling capacitors on its Vadj bank
#88
· opened
May 07, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
2
updated
Jun 03, 2021
L10: expand Vadj plane at X:4962mil Y:4289mil
#87
· opened
May 06, 2021
by
Grzegorz Daniluk
layout-v1.0
CLOSED
1
updated
Jun 03, 2021
remove acid traps at some pads
#86
· opened
May 06, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
1
updated
Oct 26, 2023
[L7] create void opening in the Chassis polygon
#82
· opened
Mar 22, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
0
updated
May 06, 2021
Flash.SchDoc both flash chips have the same enable signals and DQ0..15, this will not work
#81
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
1
updated
Mar 19, 2021
Change test points to a different component with smaller footprint
#80
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
0
updated
May 06, 2021
Unify traces thickness
#79
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
0
updated
May 06, 2021
Not enough reference planes in the board stack-up
#78
· opened
Mar 18, 2021
by
Christos Gentsos
layout-v1.0
critical
Layout Review V1.0
CLOSED
2
updated
May 17, 2021
Routing for memories
#77
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
question
CLOSED
2
updated
May 17, 2021
[L10] X:5200mil Y:3900mil P3V3A polygon stretch can be removed as it does not connect to anything
#76
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
1
updated
May 17, 2021
[L1] X:4653mil Y:4085mil very thin 4mil track to P3V3 decoupling cap
#75
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
CLOSED
1
updated
May 17, 2021
external trigger
#72
· opened
Mar 18, 2021
by
Paul PERONNARD
layout-v1.0
CLOSED
1
updated
Mar 25, 2021
FMC connector: Use separate via for each power pin
#71
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
1
updated
May 17, 2021
Provide clean return path by providing each GND pin with its own via to GND plane
#69
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
1
updated
May 16, 2021
Remove GND polygons from signal layers
#68
· opened
Mar 18, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
1
updated
Jun 03, 2021
RJ45 connector wrong pinout
#67
· opened
Mar 17, 2021
by
Christos Gentsos
layout-v1.0
critical
Layout Review V1.0
CLOSED
1
updated
Mar 19, 2021
Missing magnetics for RJ45 connectors
#66
· opened
Mar 17, 2021
by
Christos Gentsos
layout-v1.0
critical
Layout Review V1.0
CLOSED
2
updated
Apr 12, 2021
Prev
1
2
Next