Currently, in many places several GND pins/pads share a single via to GND plane (e.g. under ERTEC, memories, decoupling caps or FMC connector):
Instead, each GND pin should have it's own via to GND plane to provide clean return path.