Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC-PROFINET
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
FMC-PROFINET
Issues
#37
Closed
Open
Opened
Oct 22, 2020
by
Grzegorz Daniluk
@greg.d
Options
Report abuse
New issue
Report abuse
New issue
Add test point for each generated voltage level and SPI/UART signals
This might be useful for verifying first prototype.
This might be useful for verifying first prototype.
👍
0
👎
0