AIDA_tlu/components/tlu/firmware/hdl/dut/DUTInterface_AIDA_rtl.vhd · fba19b1cd4e6565d1541ecc09f7a73f43857a69d · Projects / AIDA-2020 TLU - Gateware · Open Hardware Repository

Blame History Permalink

Added more registers to get signals when in AIDA+trig-num mode · fba19b1c
David Cussans authored Apr 09, 2019
```
to have same relationship with the clock as when in AIDA mode

Bumped version to 22
```
fba19b1c

DUTInterface_AIDA_rtl.vhd 9.17 KB