Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DIO 5ch TTL a
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DIO 5ch TTL a
Issues
#8
Closed
Open
Opened
Jun 15, 2012
by
Tomasz Wlostowski
@twlostow
Options
Report abuse
New issue
Report abuse
New issue
V1-1 - PCB layer stack unclear
Layer 2 should be marked as POWER plane instead of SIGNAL LAYER.
Layer 2 should be marked as POWER plane instead of SIGNAL LAYER.
👍
0
👎
0