Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DIO 5ch TTL a
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DIO 5ch TTL a
Commits
452092a1
Commit
452092a1
authored
Jun 07, 2012
by
Grzegorz Daniluk
Committed by
Miguel Jimenez Lopez
Apr 03, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
updated xwb_crossbar component instances inside dio core and top module
parent
9a7540ef
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
5 deletions
+5
-5
wrsw_dio.vhd
modules/wrsw_dio/wrsw_dio.vhd
+5
-5
No files found.
modules/wrsw_dio/wrsw_dio.vhd
View file @
452092a1
...
...
@@ -491,7 +491,10 @@ begin
generic
map
(
g_num_masters
=>
1
,
g_num_slaves
=>
4
,
g_registered
=>
true
g_registered
=>
true
,
-- Address of the slaves connected
g_address
=>
c_cfg_base_addr
,
g_mask
=>
c_cfg_base_mask
)
port
map
(
clk_sys_i
=>
clk_sys_i
,
...
...
@@ -501,10 +504,7 @@ begin
slave_o
(
0
)
=>
slave_o
,
-- Slave conenctions
master_i
=>
cbar_master_in
,
master_o
=>
cbar_master_out
,
-- Address of the slaves connected
cfg_address_i
=>
c_cfg_base_addr
,
cfg_mask_i
=>
c_cfg_base_mask
master_o
=>
cbar_master_out
);
gen_pio_assignment
:
for
i
in
0
to
4
generate
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment