Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DIO 5ch TTL a
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DIO 5ch TTL a
Commits
34b0830c
Commit
34b0830c
authored
Jul 11, 2019
by
Miguel Jimenez Lopez
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Fix testbench Manifest for DIO simulation.
parent
03a1f875
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
0 deletions
+4
-0
Manifest.py
hdl/testbench/wr_dio/Manifest.py
+4
-0
No files found.
hdl/testbench/wr_dio/Manifest.py
View file @
34b0830c
action
=
"simulation"
action
=
"simulation"
target
=
"xilinx"
target
=
"xilinx"
syn_device
=
"xc6slx45t"
sim_tool
=
"modelsim"
top_module
=
"main"
fetchto
=
"../../ip_cores"
fetchto
=
"../../ip_cores"
vlog_opt
=
"+incdir+../../sim"
vlog_opt
=
"+incdir+../../sim"
files
=
[
"main.sv"
]
files
=
[
"main.sv"
]
include_dirs
=
[
"../../sim"
,
"../../sim/wr-hdl"
]
modules
=
{
"local"
:
"../.."
}
modules
=
{
"local"
:
"../.."
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment