Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DEL 1ns 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 3
    • Issues 3
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DEL 1ns 4cha
  • Issues
  • #45

Closed
Open
Opened Apr 02, 2019 by Tomasz Wlostowski@twlostow
  • Report abuse
  • New issue
Report abuse New issue

Setup time violation on FPGA_TDC_START

PTS tests of a recent batch of Fine Delays show that some boards have a 'raw' (uncalibrated) in->out delay of 914 ns, while some others have 922 ns. There's a clear 8 ns jump here.

We've identified it's caused by setup time violation of the FPGA TDC start signal, which causes the FPGA's internal time base counter to be shifted by 8ns. A programmable IODELAY has been added to the firmware to mitigate this issue (branch tom-iodelay in git).

Things still to do (so that we don't forget):

  • program the IODELAY in the device driver
  • detect 922ns-calibrated boards in the driver and subtract the extra 8ns
  • SPEC/SPEXI versions of the IODELAY-fixed VHDL
  • release the bitstreams & drivers.
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
bug
Assign labels
  • View project labels
Reference: project/fmc-delay-1ns-8cha#45