PLL divider configuration
FPGA clock should not be in the same output bank of AD9516 as TDC REF clock to have more flexibility with configuring the dividers.
FPGA clock should not be in the same output bank of AD9516 as TDC REF clock to have more flexibility with configuring the dividers.