Remove unnecessary components
The JFET switch IC17 and LVPECL buffer IC18 are not used during the auto-calibration of SY29895 delay lines. Apparently driving the calibration TDC start input from the FPGA results in better linearity, because only the channel being calibrated is active when the measurement is taken (when using IC18 channel 3 had to produce the start pulses).