Programming languages used in this repository
-
VHDL
42.7 %
-
C
23.13 %
-
Stata
10.97 %
-
SystemVerilog
10.04 %
-
Python
5.21 %
-
Lua
5.18 %
-
Makefile
1.3 %
-
TeX
0.82 %
-
Tcl
0.24 %
-
Shell
0.21 %
-
sed
0.11 %
-
Verilog
0.1 %
Commit statistics for a7736c9bd9c9e164ca087e6e0ab066b92a9eb7e0 Sep 02 - Feb 23
- Total: 219 commits
- Average per day: 0.2 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)