Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
ef47a7bd
Commit
ef47a7bd
authored
Dec 14, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl/top/svec: migrate to latest version of VME64x core
parent
52aa9a88
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
6 deletions
+8
-6
xvme64x_core.vhd
hdl/top/svec/wr/xvme64x_core.vhd
+8
-6
No files found.
hdl/top/svec/wr/xvme64x_core.vhd
View file @
ef47a7bd
...
...
@@ -51,8 +51,8 @@ architecture wrapper of xvme64x_core is
component
VME64xCore_Top
generic
(
g_width
:
integer
:
=
32
;
g_addr_width
:
integer
:
=
64
;
g_w
b_data_w
idth
:
integer
:
=
32
;
g_
wb_
addr_width
:
integer
:
=
64
;
g_CRAM_SIZE
:
integer
:
=
1024
);
port
(
clk_i
:
in
std_logic
;
...
...
@@ -82,13 +82,13 @@ architecture wrapper of xvme64x_core is
VME_ADDR_DIR_o
:
out
std_logic
;
VME_ADDR_OE_N_o
:
out
std_logic
;
VME_RETRY_OE_o
:
out
std_logic
;
DAT_i
:
in
std_logic_vector
(
g_width
-
1
downto
0
);
DAT_o
:
out
std_logic_vector
(
g_width
-
1
downto
0
);
ADR_o
:
out
std_logic_vector
(
g_addr_width
-
1
downto
0
);
DAT_i
:
in
std_logic_vector
(
g_w
b_data_w
idth
-
1
downto
0
);
DAT_o
:
out
std_logic_vector
(
g_w
b_data_w
idth
-
1
downto
0
);
ADR_o
:
out
std_logic_vector
(
g_
wb_
addr_width
-
1
downto
0
);
CYC_o
:
out
std_logic
;
ERR_i
:
in
std_logic
;
RTY_i
:
in
std_logic
;
SEL_o
:
out
std_logic_vector
(
f_div8
(
g_width
)
-
1
downto
0
);
SEL_o
:
out
std_logic_vector
(
f_div8
(
g_w
b_addr_w
idth
)
-
1
downto
0
);
STB_o
:
out
std_logic
;
ACK_i
:
in
std_logic
;
WE_o
:
out
std_logic
;
...
...
@@ -157,6 +157,8 @@ begin -- wrapper
master_o
.
adr
<=
adr_out
(
29
downto
0
)
&
"00"
;
dat_in
<=
master_i
.
dat
;
-- VME_IRQ_n_o <= (others => '0');
end
wrapper
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment