Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
b1c4c30c
Commit
b1c4c30c
authored
Jun 05, 2011
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added ISE SPEC 1.1 project
parent
99bea106
Expand all
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
1354 additions
and
0 deletions
+1354
-0
Makefile
hdl/syn/spec_1_1/Makefile
+268
-0
Manifest.py
hdl/syn/spec_1_1/Manifest.py
+12
-0
finedelay_spec_1_1.xise
hdl/syn/spec_1_1/finedelay_spec_1_1.xise
+1074
-0
No files found.
hdl/syn/spec_1_1/Makefile
0 → 100644
View file @
b1c4c30c
This diff is collapsed.
Click to expand it.
hdl/syn/spec_1_1/Manifest.py
0 → 100644
View file @
b1c4c30c
target
=
"xilinx"
action
=
"synthesis"
fetchto
=
"../../ip_cores"
syn_device
=
"xc6slx45t"
syn_grade
=
"-3"
syn_package
=
"fgg484"
syn_top
=
"spec_top"
syn_project
=
"finedelay_spec_1_1.xise"
modules
=
{
"local"
:
[
"../../top/spec_1_1"
]
}
hdl/syn/spec_1_1/finedelay_spec_1_1.xise
0 → 100644
View file @
b1c4c30c
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment