Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
78b34df6
Commit
78b34df6
authored
Aug 13, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
rtl/fine_delay_pkg.vhd: added SDB descriptor
parent
e4ad4327
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
17 additions
and
17 deletions
+17
-17
fine_delay_pkg.vhd
hdl/rtl/fine_delay_pkg.vhd
+17
-17
No files found.
hdl/rtl/fine_delay_pkg.vhd
View file @
78b34df6
...
...
@@ -6,7 +6,7 @@
-- Author : Tomasz Wlostowski
-- Company : CERN
-- Created : 2011-08-24
-- Last update: 2012-0
6-06
-- Last update: 2012-0
8-09
-- Platform : FPGA-generic
-- Standard : VHDL'93
-------------------------------------------------------------------------------
...
...
@@ -78,21 +78,21 @@ package fine_delay_pkg is
-- Calibration pulse width
constant
c_FD_DMTD_CALIBRATION_PWIDTH
:
integer
:
=
10
;
-- constant c_fine_delay_core_sdb : t_sdb_device := (
-- wbd_begin => x"0000000000000000
",
-- wbd_end => x"00000000000003ff
",
-- sdwb_child => x"0000000000000000"
,
-- wbd_flags => x"01", -- big-endian, no-child, present
-- wbd_width => x"07", -- 8/16/32-bit port granularity
-- abi_ver_major => x"01
",
-- abi_ver_minor => x"01
",
-- abi_class => x"00000000", -- undocumented device
-- dev_vendor => x"0000CE42",
-- CERN
-- dev_device
=> x"f19ede1a",
-- dev_
version => x"00000001",
-- dev_date => x"20120425
",
-- description => "Fine Delay Core "
);
constant
c_FD_SDB_DEVICE
:
t_sdb_device
:
=
(
abi_class
=>
x"0000"
,
-- undocumented device
abi_ver_major
=>
x"01
"
,
abi_ver_minor
=>
x"01
"
,
wbd_endian
=>
c_sdb_endian_big
,
wbd_width
=>
x"7"
,
-- 8/16/32-bit port granularity
sdb_component
=>
(
addr_first
=>
x"0000000000000000
"
,
addr_last
=>
x"00000000000007ff
"
,
product
=>
(
vendor_id
=>
x"000000000000CE42"
,
-- CERN
device_id
=>
x"f19ede1a"
,
version
=>
x"00000001"
,
date
=>
x"20120809
"
,
name
=>
"Fine Delay Core "
))
);
type
t_fd_timestamp
is
record
u
:
std_logic_vector
(
c_TIMESTAMP_UTC_BITS
-1
downto
0
);
...
...
@@ -326,7 +326,7 @@ package fine_delay_pkg is
dbg_tag_in_o
:
out
std_logic
;
dbg_tag_out_o
:
out
std_logic
);
end
component
;
component
fd_ring_buffer
generic
(
g_size_log2
:
integer
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment