Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
70c0e033
Commit
70c0e033
authored
Mar 17, 2014
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl/syn/svec: updated ISE project to use local ip_cores/ repo checkouts
parent
e93ae297
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1125 additions
and
1114 deletions
+1125
-1114
svec_fine_delay.xise
hdl/syn/svec/wr/svec_fine_delay.xise
+1125
-1114
No files found.
hdl/syn/svec/wr/svec_fine_delay.xise
View file @
70c0e033
<?xml version="1.0" ?>
<?xml version="1.0"
encoding="UTF-8" standalone="no"
?>
<project
xmlns=
"http://www.xilinx.com/XMLSchema"
xmlns:xil_pn=
"http://www.xilinx.com/XMLSchema"
>
<header>
<!-- ISE source project file created by Project Navigator. -->
<!-- -->
...
...
@@ -9,7 +10,8 @@
<!-- implement in ISE Project Navigator. -->
<!-- -->
<!-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved. -->
</header>
</header>
<autoManagedFiles>
<!-- The following files are identified by `include statements in verilog -->
<!-- source files and are automatically managed by Project Navigator. -->
...
...
@@ -17,10 +19,11 @@
<!-- Do not hand-edit this section, as it will be overwritten when the -->
<!-- project is analyzed based on files automatically identified as -->
<!-- include files. -->
<file
xil_pn:name=
"../../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
xil_pn:type=
"FILE_VERILOG"
/>
<file
xil_pn:name=
"../../../../../general-cores/modules/wishbone/wb_spi/spi_defines.v"
xil_pn:type=
"FILE_VERILOG"
/>
<file
xil_pn:name=
"../../../../../general-cores/modules/wishbone/wb_spi/timescale.v"
xil_pn:type=
"FILE_VERILOG"
/>
</autoManagedFiles>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
xil_pn:type=
"FILE_VERILOG"
/>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v"
xil_pn:type=
"FILE_VERILOG"
/>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v"
xil_pn:type=
"FILE_VERILOG"
/>
</autoManagedFiles>
<properties>
<property
xil_pn:name=
"AES Initial Vector spartan6"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"AES Key (Hex String) spartan6"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
...
...
@@ -40,7 +43,7 @@
<property
xil_pn:name=
"BRAM Utilization Ratio"
xil_pn:value=
"100"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bring Out Global Set/Reset Net as a Port"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bring Out Global Tristate Net as a Port"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bus Delimiter"
xil_pn:value=
"<>
"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bus Delimiter"
xil_pn:value=
"<>
"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Case"
xil_pn:value=
"Maintain"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Case Implementation Style"
xil_pn:value=
"None"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Change Device Speed To"
xil_pn:value=
"-3"
xil_pn:valueState=
"default"
/>
...
...
@@ -74,7 +77,7 @@
<property
xil_pn:name=
"Done (Output Events)"
xil_pn:value=
"Default (4)"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Drive Awake Pin During Suspend/Wake Sequence spartan6"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Drive Done Pin High"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable BitStream Compression"
xil_pn:value=
"false"
xil_pn:valueState=
"
default"
/>
<property
xil_pn:name=
"Enable BitStream Compression"
xil_pn:value=
"true"
xil_pn:valueState=
"non-
default"
/>
<property
xil_pn:name=
"Enable Cyclic Redundancy Checking (CRC) spartan6"
xil_pn:value=
"true"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable Debugging of Serial Mode BitStream"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable External Master Clock spartan6"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
...
...
@@ -320,6 +323,9 @@
<property
xil_pn:name=
"Watchdog Timer Value spartan6"
xil_pn:value=
"0xFFFF"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Working Directory"
xil_pn:value=
"."
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"Write Timing Constraints"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<!-- -->
<!-- The following properties are for internal use only. These should not be modified.-->
<!-- -->
<property
xil_pn:name=
"PROP_BehavioralSimTop"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"PROP_DesignName"
xil_pn:value=
"svec_fine_delay"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"PROP_DevFamilyPMName"
xil_pn:value=
"spartan6"
xil_pn:valueState=
"default"
/>
...
...
@@ -333,784 +339,789 @@
<property
xil_pn:name=
"PROP_intWbtProjectID"
xil_pn:value=
"75490B2F46FDA56B834CEF144C627CBB"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"PROP_intWorkingDirLocWRTProjDir"
xil_pn:value=
"Same"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"PROP_intWorkingDirUsed"
xil_pn:value=
"No"
xil_pn:valueState=
"non-default"
/>
</properties>
</properties>
<libraries/>
<files>
<file
xil_pn:name=
"../../../top/svec/wr/svec_top.ucf"
xil_pn:type=
"FILE_UCF"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../platform/chipscope_icon.ngc"
xil_pn:type=
"FILE_NGC"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../platform/chipscope_ila.ngc"
xil_pn:type=
"FILE_NGC"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/bicolor_led_ctrl_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"128
"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/bicolor_led_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"149
"
/>
</file>
<file
xil_pn:name=
"../../../platform/fd_ddr_driver.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"138
"
/>
</file>
<file
xil_pn:name=
"../../../platform/fd_ddr_pll.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"151
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_channel_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
2"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
2"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_ts_adder.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"108
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_main_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"61
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_timestamper_stat_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"109
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fine_delay_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"88
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_csync_generator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"136
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_delay_line_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"134
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_spi_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
0"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_spi_dac_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"129
"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/synthesis_descriptor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"148
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fine_delay_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"23
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"150
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_channel_wishbone_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"24
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"112
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamp_postprocessor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"25
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"113
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_delay_channel_driver.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"26
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"135
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
7"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
7"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_insertion_calibrator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"28
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"133
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"29
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"111
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_reset_generator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"30
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"131
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"31
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"25
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_moving_average.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"32
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"33
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"24
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"34
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"35
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"36
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"37
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"38
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"39
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"147
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"40
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"23
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"41
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"42
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"43
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"44
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"45
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"46
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"47
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"48
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"49
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_ring_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"51
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"52
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"60
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"53
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"54
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"55
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"56
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"57
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"58
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"59"
/>
</file>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"61
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"62
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"63
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"64
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"65
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"66
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"80
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"67
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"104
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"68
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"53
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"69
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"71
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"72
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"73
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"74
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"75
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"126
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"76
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"77
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"78
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"79
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"81
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"49
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"82
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"48
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"83
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"84
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"51
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"85
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"79
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"86
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"103
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"87
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"124
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"88
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"123
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"89
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"145
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"90
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"157
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"91
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"92
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"93
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"94
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"95
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"96
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"107
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"97
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"106
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"98
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"127
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"99
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"101
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"102
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"103
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"104
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
5"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
5"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"106
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"105
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"107
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"108
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"86
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"109
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"85
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"110
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"54
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"111
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"84
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"112
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"83
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"113
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"82
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"114
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"81
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/lm32_multiplier.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"115
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"87
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/jtag_tap.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"55
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"117
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"52
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"118
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"119
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"121
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"122
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"123
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"124
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"125
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"126
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"127
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
8"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
8"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"129
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"57
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"131
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"56
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_main_wishbone_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"132"
/>
</file>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"133
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"134
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"135
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"136
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/spi_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"137
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/multiboot_fsm.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"138
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/multiboot_regs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"139
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/wb_xil_multiboot.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"141
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"65
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"142
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"143
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"144
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"119
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"145
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"147
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"148
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"142
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"149
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"76
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"150
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"46
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"151
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"152
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"153
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"154
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"155
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"156
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"27
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
7"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
7"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"158
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"91
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"159
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_bangbang_pd.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"161
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"64
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"162
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"26
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"163
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"74
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
4"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
4"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"165
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"89
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"166
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"63
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"167
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"168
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"169
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"28
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"170
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"29
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"171
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"35
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"172
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"44
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"173
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"41
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"174
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"73
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"175
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"176
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"177
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"71
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"178
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"31
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"179
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"36
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"180
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"37
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"181
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"43
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_framer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"182
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"69
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"183
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"42
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"184
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"32
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"185
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"30
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"186
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"33
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"187
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"70
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"188
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"72
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"189
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"40
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"190
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"39
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"191
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"192
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"193
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"68
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
4"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
4"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"195
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"38
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"196
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"45
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"197
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"92
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"198
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"117
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"199
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"66
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"201
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"115
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"202
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"203
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"154
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"204
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"205
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"206
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"207
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"208
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"209
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_gpio_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"211
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"212
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"213
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"214
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"215
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_flags.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"216
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"217
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"218
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"219
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"221
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"222
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tlu/wb_cores_pkg_gsi.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"223
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wr_tlu/wb_timestamp_latch.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"224
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"225
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"94
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"226
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"143
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wrc_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"227
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_xilinx_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"228
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"152
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"229
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"118
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wb_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"23
0"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
0"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"231
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"75
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"232
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"155
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"23
3"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
3"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/svec_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"234
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"158
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"235
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"141
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"236
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"140
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"237
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtx_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"238
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"239
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"240
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"139
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"241
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"153
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"242
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/vme64x_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"243
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"47
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/xvme64x_core_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"244
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CR_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"245
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"100
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/xvme64x_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"24
6"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
6"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Access_Decode.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"247
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"102
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Am_Match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"24
8"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
8"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_bus.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"249
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"122
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CSR_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"250
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"99
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME64xCore_Top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"251
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"144
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CR_CSR_Space.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"252
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"121
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CRAM.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"253
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"101
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Funct_Match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"254
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"77
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Init.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"255
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"98
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_IRQ_Controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"256
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"120
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_SharedComps.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"25
7"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
7"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_swapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"258
"
/>
</file>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"96
"
/>
</file>
<file
xil_pn:name=
"../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Wb_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"259"
/>
</file>
</files>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"95"
/>
</file>
</files>
<bindings/>
<version
xil_pn:ise_version=
"13.3"
xil_pn:schema_version=
"2"
/>
</project>
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment