Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
60df718d
Commit
60df718d
authored
Oct 24, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl/syn: updated ISE projects for SVEC and SPEC
parent
6deb1220
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
1556 additions
and
1926 deletions
+1556
-1926
spec_fine_delay.xise
hdl/syn/spec/wr/spec_fine_delay.xise
+554
-563
svec_fine_delay.xise
hdl/syn/svec/wr/svec_fine_delay.xise
+1002
-1363
No files found.
hdl/syn/spec/wr/spec_fine_delay.xise
View file @
60df718d
This source diff could not be displayed because it is too large. You can
view the blob
instead.
hdl/syn/svec/wr/svec_fine_delay.xise
View file @
60df718d
<?xml version="1.0"
encoding="UTF-8" standalone="no"
?>
<?xml version="1.0" ?>
<project
xmlns=
"http://www.xilinx.com/XMLSchema"
xmlns:xil_pn=
"http://www.xilinx.com/XMLSchema"
>
<header>
<!-- ISE source project file created by Project Navigator. -->
<!-- -->
...
...
@@ -11,7 +10,6 @@
<!-- -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. -->
</header>
<autoManagedFiles>
<!-- The following files are identified by `include statements in verilog -->
<!-- source files and are automatically managed by Project Navigator. -->
...
...
@@ -20,7 +18,6 @@
<!-- project is analyzed based on files automatically identified as -->
<!-- include files. -->
</autoManagedFiles>
<properties>
<property
xil_pn:name=
"AES Initial Vector spartan6"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"AES Key (Hex String) spartan6"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
...
...
@@ -40,7 +37,7 @@
<property
xil_pn:name=
"BRAM Utilization Ratio"
xil_pn:value=
"100"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bring Out Global Set/Reset Net as a Port"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bring Out Global Tristate Net as a Port"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bus Delimiter"
xil_pn:value=
"<>
"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Bus Delimiter"
xil_pn:value=
"<>
"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Case"
xil_pn:value=
"Maintain"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Case Implementation Style"
xil_pn:value=
"None"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Change Device Speed To"
xil_pn:value=
"-3"
xil_pn:valueState=
"default"
/>
...
...
@@ -316,9 +313,6 @@
<property
xil_pn:name=
"Watchdog Timer Value spartan6"
xil_pn:value=
"0xFFFF"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Working Directory"
xil_pn:value=
"."
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"Write Timing Constraints"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<!-- -->
<!-- The following properties are for internal use only. These should not be modified.-->
<!-- -->
<property
xil_pn:name=
"PROP_BehavioralSimTop"
xil_pn:value=
""
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"PROP_DesignName"
xil_pn:value=
"svec_fine_delay"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"PROP_DevFamilyPMName"
xil_pn:value=
"spartan6"
xil_pn:valueState=
"default"
/>
...
...
@@ -333,12 +327,10 @@
<property
xil_pn:name=
"PROP_intWorkingDirLocWRTProjDir"
xil_pn:value=
"Same"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"PROP_intWorkingDirUsed"
xil_pn:value=
"No"
xil_pn:valueState=
"non-default"
/>
</properties>
<libraries>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</libraries>
<files>
<file
xil_pn:name=
"../../../top/svec/wr/svec_top.ucf"
xil_pn:type=
"FILE_UCF"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2"
/>
...
...
@@ -349,1017 +341,664 @@
<file
xil_pn:name=
"../../../platform/chipscope_ila.ngc"
xil_pn:type=
"FILE_NGC"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/chipscope/chipscope_icon.ngc"
xil_pn:type=
"FILE_NGC
"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL
"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/chipscope/chipscope_ila.ngc"
xil_pn:type=
"FILE_NGC
"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/vme64x_pack.vhd"
xil_pn:type=
"FILE_VHDL
"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../platform/fd_ddr_driver
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../platform/fd_ddr_pll
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_channel_wbgen2
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/genram
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_ts_adder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gencores_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wishbone_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_main_wbgen2_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fine_delay_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_csync_generator
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_delay_line_arbiter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_spi_master
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_spi_dac_arbiter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamp_postprocessor
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fine_delay_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_channel_wishbone_slave
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_i
nit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_timestamper_stat_u
nit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"23"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_delay_channel_driver
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"24"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamper
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"25"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_insertion_calibrator
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"26"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_with_deglitcher
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"27"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME64xCore_Top
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"28"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../top/svec/wr/xvme64x_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"29"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Access_Decode
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"30"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Am_Match
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"31"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_bus
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"32"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_blo
ck.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CR_pa
ck.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"33"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CSR_pack
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"34"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CR_CSR_Space
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"35"
/>
<library
xil_pn:name=
"blk_mem_gen_v4_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CRAM
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"36"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Funct_Match
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"37"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Init
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"38"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_IRQ_Controller
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"39"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_SharedComps
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"40"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wr
apper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_sw
apper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"41"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Wb_master
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"42"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../rtl/fd_reset_generator
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"43"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_crc_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"44"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compar
e.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_moving_averag
e.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"45"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_extend_pulse
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"46"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_delay_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"47"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cnt
r.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_dual_pi_controlle
r.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"48"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_serial_dac
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"49"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_s
s.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_sync_ff
s.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"50"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_arbitrated_mux
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"51"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_pulse_synchronizer
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"52"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_frequency_meter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"53"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_dual_clock_ram
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"54"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_wfifo
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"55"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"56"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"57"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"58"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"59"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"60"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"61"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"62"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"63"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"64"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"65"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"66"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"67"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"68"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"69"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"70"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"71"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"72"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"73"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"74"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"75"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"76"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"77"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"78"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"79"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"80"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"81"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"82"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"83"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"84"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"85"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"86"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"87"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"88"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"89"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"90"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"91"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"92"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"93"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"94"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"95"
/>
<library
xil_pn:name=
"fifo_generator_v6_1"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/genram_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"96"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"97"
/>
</file>
<file
xil_pn:name=
"../../../platform/fd_ddr_driver.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"98"
/>
</file>
<file
xil_pn:name=
"../../../platform/fd_ddr_pll.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"99"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_channel_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"100"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wishbone_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"101"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_ts_adder.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"102"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gencores_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"103"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_main_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"104"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_timestamper_stat_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"105"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fine_delay_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"106"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_csync_generator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"107"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_delay_line_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"108"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_spi_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"109"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_spi_dac_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"110"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"111"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fine_delay_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"112"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_channel_wishbone_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"113"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamp_postprocessor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"114"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_delay_channel_driver.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"115"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_acam_timestamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_insertion_calibrator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"117"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"118"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/vme64x_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"119"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME64xCore_Top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"120"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Access_Decode.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"121"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Am_Match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"122"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_bus.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"123"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CR_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"124"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CSR_pack.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"125"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CR_CSR_Space.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"126"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_CRAM.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"127"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Funct_Match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"128"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Init.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"129"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_IRQ_Controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"130"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_SharedComps.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"131"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_swapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"132"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/vme64x-core/trunk/hdl/vme64x-core/rtl/VME_Wb_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"133"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_reset_generator.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"134"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_crc_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"135"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_moving_average.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"136"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_extend_pulse.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"137"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_delay_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"138"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_dual_pi_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"139"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"140"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_sync_ffs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"141"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_arbitrated_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"142"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_pulse_synchronizer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"143"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_frequency_meter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"144"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_rr_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"56"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_dual_clock_ram
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"145
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_prio_encoder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"57
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_wfifo
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/common/gc_word_packer
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"58
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_ring_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"147
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"59
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/memory_loader_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"148
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"60
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/generic_shiftreg_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"149
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"61
"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/xvme64x_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"150"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/inferred_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"62"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/inferred_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"63"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"64"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/generic_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"151
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"65
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"152
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"66
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"153
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"67
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/generic_spram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"154
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"68
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/spartan6/generic_async_fifo
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"155
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/gc_shiftreg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"69
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/xilinx/spartan6/generic_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"156"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/generic/generic_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"70"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"71"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"157
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"72
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"158
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"73
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"159
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"74
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"160
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"75
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"161
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"76
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"162
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"77
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"163
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"78
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"164
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"79
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"165
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"80
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"166
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"81
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"167
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"82
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"168
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"83
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"169
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"84
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"170
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"85
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"171
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"86
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"172
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"87
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"173
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"88
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"174
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"89
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"175
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"90
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"176
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"91
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"177
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"92
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"178
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"93
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"179
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"94
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"180
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"95
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"181
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"96
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"182
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"97
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"183
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"98
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_spi/spi_clgen.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"184
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"99
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_spi/spi_shift.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"185
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"100
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_spi/spi_top.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"186
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"101
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_spi/wb_spi.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"187
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"102
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"188
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"103
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"189
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"104
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"190
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"105
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"191
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"106
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"192
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"107
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"193
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"108
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"194
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"109
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"195
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"110
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"196
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"111
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"197
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"112
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"198
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"113
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"199
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"114
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"200
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"115
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"201
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/platform/spartan6/lm32_multiplier.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"202
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"117
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_lm32/platform/spartan6/jtag_tap.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"203
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"118
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"204
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"119
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"205
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"120
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"206
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"121
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"207
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"122
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"208
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"123
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"209
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"124
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"210
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"125
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"211
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"126
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"212
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"127
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"213
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"128
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"214
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"129
"
/>
</file>
<file
xil_pn:name=
"../../../rtl/fd_main_wishbone_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"215
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"130
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"216
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"131
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/fabric/xwb_fabric_sink.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"217
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"132
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/fabric/xwb_fabric_source.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"218
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"133
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"219
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"134
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"220
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"135
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"221
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"136
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"222
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"137
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/dmtd_phase_meas.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"223
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"138
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"224
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"139
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"225
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"140
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/hpll_period_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"226
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"141
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/pulse_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"227
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"142
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/timing/pulse_stamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"228
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"143
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"229
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"144
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"230
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"145
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"231
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"232
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"147
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"233
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"148
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"234
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"149
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/spll_bangbang_pd.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"235
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"150
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"236
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"151
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"237
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"152
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"238
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"153
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"239
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"154
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"240
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"155
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"241
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"156
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"242
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"157
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"243
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"158
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"244
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"159
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"245
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"160
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"246
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"161
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"247
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"162
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"248
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"163
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"249
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"164
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_path.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"250
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"165
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"251
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"166
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"252
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"167
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"253
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"168
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"254
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"169
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_tx_framer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"255
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"170
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"256
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"171
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"257
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"172
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"258
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"173
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"259
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"174
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"260
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"175
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"261
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"176
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"262
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"177
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"263
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"178
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"264
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"179
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"265
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"180
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"266
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"181
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"267
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"182
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"268
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"183
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"269
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"184
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"270
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"185
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"271
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"186
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"272
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"187
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"273
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"188
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"274
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"189
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"275
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"190
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"276
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"191
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wrcore_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"277
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"192
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"278
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"193
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wrc_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"279
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"194
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_xilinx_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"280
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"195
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wrc_periph.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"281
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"196
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wb_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"282
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"197
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wbp_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"283
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"198
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"284
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"199
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/xwr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"285
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"200
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"286
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"201
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test
/etherbone_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"287
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core
/etherbone_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"202
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"288
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"203
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"289
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"204
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"290
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"205
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/gtx_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"291
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"206
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"292
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"207
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"293
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"208
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"294
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"209
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"295
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"210
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB_HDR
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"296
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_hdr
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"211
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB
_checksum.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"297
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb
_checksum.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"212
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/wishbone_package32
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"298
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_config
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"213
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB_CORE
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"299
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_slave_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"214
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB_2_wb_converter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"300
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_main_fsm
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"215
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB_RX_CTRL
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"301
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"216
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/wishbone_package16
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"302
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"217
"
/>
</file>
<file
xil_pn:name=
"../../../top/svec/wr/svec_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"303"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/piso_flag.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"304"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/vhdl_2008_workaround_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"305"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"218"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/sip
o_flag.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"306
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/pis
o_flag.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"219
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/WB_bus_adapter_streaming_s
g.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"307
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/vhdl_2008_workaround_pk
g.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"220
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/EB_TX_CTRL
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"308
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/sipo_flag
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"221
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test/eb_config_new
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"309
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"222
"
/>
</file>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/EB_SPEC_Test
/xetherbone_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"310
"
/>
<file
xil_pn:name=
"../../../../../../wr-repos/etherbone-core/hdl/eb_slave_core
/xetherbone_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"223
"
/>
</file>
</files>
<bindings/>
<version
xil_pn:ise_version=
"14.1"
xil_pn:schema_version=
"2"
/>
</project>
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment