

Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMDelIns4cha)


Document




**Fine Delay FMC
Single output channel**

Designer	TW	19/01/2012
Drawn by	TW	19/01/2012
Checkby	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:23 PM	Sheet 10 of 10
Size	A4	Rev -


A



B



C



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMCDeIns4cha)

Document



Fine Delay FMC Single output channel


Designer	TW	19/01/2012
Drawn by	TW	19/01/2012
Checkby	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-02267-V4-0

Size Rev

A4 -



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMDelIns4cha)



Document




Fine Delay FMC Single output channel

Designer	TW	19/01/2012
Drawn by	TW	
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10
Size	A4	Rev -

A



Isolation switch. An RC circuit is provided to prevent glitches



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMDelIns4cha)

Document





Fine Delay FMC
Single output channel

Designer	TW	19/01/2012
Drawn by	TW	19/01/2012
Checkby	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-02267-V4-0





Copyright CERN 2011, 2012.




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment	Fine Delay FMC(FMCDelIns4cha)		
Document	Fine Delay FMC FMC connector wiring		
BE-CO	Designer GK_TW Drawn by GK_TW Check by CEGELEC BC Last Mod. - File fmc_connector.SchDoc	10/07/2010 20/01/2012 2/28/2012 Print Date 2/28/2012 1:57:24 PM	Size A4 Rev -
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland Pd			EDA-02267-V4-0

A

A

$24AA64T = 1\ 0\ 1\ 0\ 0\ GA0\ GA1$
Place the temperature sensor under one of the delays



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMCDelIns4cha)

Document






Fine Delay FMC LEDs, sensors and ID EEPROM

Designer	GK, TW	
Drawn by	GK, TW	18/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	leds_mem_sensor.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 4 of 10
Size	A4	Rev -

European Organization for Nuclear Research
CH-1211 Geneve 23 - Switzerland

EDA-02267-V4-0



10 V transient to protect the PSU/drivers when overvoltage on output



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMCDelIns4cha)

Document





Designer	TW, GK	
Drawn by	TW, GK	18/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	power_supply.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 5 of 10

Fine Delay FMC Power supply & supervisor

European Organization for Nuclear Research
CH-1211 Geneve 23 - Switzerland

EDA-02267-V4-0





Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment

Fine Delay FMC(FMCDelIns4cha)

Document






Fine Delay FMC ACAM TDC + power supply

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland



EDA-02267-V4-0

Designer	TW, GK	01/01/2011
Drawn by	TW, GK	01/01/2011
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	acam_tdc.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 7 of 10
Size	A4	Rev -

MC100LVEL input current is about 100..300uA
In order to translate LVCMS to LVPECL/LVDS simple resistive network can be used



VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMS Mode
VCF = 1.5 V +/- 100 mV (or 2k resistor to GND) - LVTTI Mode (Note 5)



D inputs are reversed in IC7 to simplify PCB routing.

Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment Fine Delay FMC(FMCDelIns4cha)

Document






Fine Delay FMC
Programmable delay line

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland



Designer	TW, GK
Drawn by	TW, GK
Date	13/07/2011
Check by	CEGELEC BC
Last Mod.	18/01/2012
File	delay_channel.SchDoc
Print Date	2/28/2012 1:57:25 PM
Sheet	8 of 10

EDA-02267-V4-0

MC100LVEL input current is about 100..300uA
In order to translate LVCMS to LVPECL/LVDS simple resistive network can be used



VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMS Mode
VCF = 1.5 V +/- 100 mV (or 2k resistor to GND) - LVTTI Mode (Note 5)



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment Fine Delay FMC(FMCDelIns4cha)

Document




European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

Fine Delay FMC Programmable delay line

Designer	TW, GK
Drawn by	TW, GK
Date	13/07/2011
Check by	CEGELEC BC
Last Mod.	18/01/2012
File	delay_channel.SchDoc
Print Date	2/28/2012 1:57:26 PM
Sheet	8 of 10

EDA-02267-V4-0



Project/Equipment
Fine Delay FMC
Output buffer/driver (all channels)

European Organization for Nuclear Research
 CH-1211 Geneve 23 - Switzerland

EDA-02267-V4-0

Designer	TW	01/12/2011
Drawn by	TW	
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	output_driver.SchDoc	
Print Date	2/28/2012 1:57:26 PM	Sheet 9 of 10