

Default mode:
TDC in R-Mode, 40MHz per channel. TDC driven by 125MHz/4 clock.
START: trigger
STOP: 125/4 clock delivered to STOP2 input
125MHz clock delivered to STOP1 input
27ps resolution.
trigger positions in reference with both 125MHz and 125/4 clocks can be captured



Calibration mode:
TDC in I-Mode,
LVTTTL inputs, 10MHz max, TDC driven by 10MHz clock
START: 10MHz clock delivered to TDC_CAL_START
STOP: buffer output
81ps resolution

TDC_ADR[3..0]
TDC_D[27..0]





DELAY_D[9..0]
DELAY_D[9..0]

VREF MUST BE 2.5V

CC-ended lines are renamed, because Altium Designer treats only P and N ended line names as a differential pairs.



EXT_CLK_P
EXT_CLK_N



B1 ... B4
screw holes for mounting the
FmcAde to the carrier board.



FTG1 ... FTG6
Reference points for the
component mounting machine.

Project/Equipment FMC Delay 1ns 4cha

Document

BE-CO



SAMTEC VITA 57
Low Pin Count Connector

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland



Designer	GK
Drawn by	GK
Check by	-
Last Mod.	2010-11-11
File	FMC connector.SchDoc
Print Date	2010-11-12 11:36:58

Sheet 3 of 9


Size A4


Rev -

EDA-XXXXXX-XX-X



24AA64T = 1 0 1 0 0 GA0 GA1
MCP9801 = 1 0 0 1 0 GA0 GA1


Project/Equipment		FMC Delay 1ns 4cha	
Document		LED and MEMORY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	2010-11-12
	File	LED MEM.SchDoc	
Print Date		2010-11-12 11:36:59	Sheet 4 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-



▲ P5V0 is used to power TDC chip. It is then used to supply LDO regulators, so it doesn't need to be very clean and stable

TPS3307-33D thresholds
sense1 sense2 sense3
4.55V 2.93V 1.25V

Project/Equipment		FMC Delay 1ns 4cha	
Document		Designer GK	
<div>BE-CO</div> <div></div>		Drawn by	
		Check by -	
		Last Mod. -	
		File power_supply.SchDoc	
		Print Date 2010-11-12 11:36:59	
		Sheet 5 of 9	
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size A4	Rev -




output
S
L D=1D
H D=2D


Project/Equipment		FMC Delay 1ns 4cha	
Document		Input logic	
BE-CO		-	
CERN		European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland	
Designer		GK	
Drawn by			
Check by		-	
Last Mod.		-	2010-11-12
File		INPUT LOGIC.SchDoc	
Print Date		2010-11-12 11:36:59	
Sheet		6 of 9	
Size		A4	Rev
			-

EDA-XXXXX-VX-X


MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used



VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)




MC100LVEL family accepts LVDS levels at the inputs


Project/Equipment		FMC Delay 1ns 4cha	
Document		DELAY	
	Designer	GK	XX/XX/XXXX
	Drawn by	GK	-
	Check by	-	2010-11-12
	Last Mod.	-	2010-11-12
File		CHANNEL_DELAY.SchDoc	
Print Date		2010-11-12 11:37:00	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-

MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used

VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)



MC100LVEL family accepts LVDS levels at the inputs

Project/Equipment		FMC Delay 1ns 4cha	
Document		DELAY	
	Designer	GK	XX/XX/XXXX
	Drawn by	GK	-
	Check by	-	2010-11-12
	Last Mod.	-	2010-11-12
File		CHANNEL_DELAY.SchDoc	
Print Date		2010-11-12 11:37:01	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-

