Commit 8781787e authored by Jan Pospisil's avatar Jan Pospisil

added option for better UVM debug

parent 1ca03bbf
# start simulation, set waveform, run simulation
vsim -voptargs=+acc work.Testbench
vsim -classdebug -voptargs=+acc work.Testbench
add wave -group Interface -r sim:/Testbench/LocalInterface/*
add wave -group DUT sim:/Testbench/dut/cFfpgCore/cFfpgSlave/*
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment