Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 2cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 2cha
Commits
835859a9
Commit
835859a9
authored
Apr 06, 2017
by
Jan Pospisil
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fixed rounding problem
parent
decd2b22
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
0 deletions
+4
-0
pulseGeneratorTime.vhd
hdl/ffpg/rtl/pulseGeneratorTime.vhd
+4
-0
No files found.
hdl/ffpg/rtl/pulseGeneratorTime.vhd
View file @
835859a9
...
...
@@ -28,6 +28,10 @@ architecture syn of PulseGeneratorTime is
variable
Result
:
integer
;
begin
Result
:
=
PulseMinWidthInTime
/
ClkPeriod
;
if
(
Result
*
ClkPeriod
)
<
PulseMinWidthInTime
then
-- instead of ceil() function
Result
:
=
Result
+
1
;
end
if
;
if
Result
<
1
then
Result
:
=
1
;
end
if
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment