• Marek Gumiński's avatar
    Fixed submodules versions. · ad87833c
    Marek Gumiński authored
    Modified HDL so that PLL connectec to CLK2 may be reset. Test03 should work reliably.
    Added some diagnostics and error handling in acq.sh.
    ad87833c
Name
Last commit
Last update
..
.settings Loading commit data...
fmc-adc-100m14b4cha-sw Loading commit data...
fmc-bus Loading commit data...
fpga-config-space @ 279d8071
regs Loading commit data...
spec-sw Loading commit data...
speclib Loading commit data...
wrpc-sw @ 5ab76f6e
.cproject Loading commit data...
.project Loading commit data...
Makefile Loading commit data...
ad9510.h Loading commit data...
ad9510conf3.txt Loading commit data...
ad9516_opis.xlsx Loading commit data...
fdelay_bus.c Loading commit data...
filters.c Loading commit data...
filters.h Loading commit data...
fir_compensator.dat Loading commit data...
i2c_master.c Loading commit data...
load.sh Loading commit data...
log.txt Loading commit data...
log_ic0.csv Loading commit data...
pll_regs.py Loading commit data...
pts_api.c Loading commit data...
pts_api.h Loading commit data...
rf-lib.c Loading commit data...
rf-lib.h Loading commit data...
rf-test.c Loading commit data...
rf55-wr.bin Loading commit data...
spec-init.bin-2012-12-14 Loading commit data...
wrc-test.bin Loading commit data...