Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
fmc dac 600m 12b 1cha dds - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
fmc dac 600m 12b 1cha dds - Testing
Commits
758e7e4f
Commit
758e7e4f
authored
May 19, 2022
by
Marek Gumiński
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Increased a time the PTS is waiting for AD9516 lock.
On some boards it took a little more than the previous limit.
parent
18a23f46
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
2 deletions
+4
-2
ad9516.py
python/ad9516.py
+4
-2
No files found.
python/ad9516.py
View file @
758e7e4f
...
...
@@ -6,6 +6,7 @@ import time
import
math
import
os
import
signal
import
time
from
ctypes
import
*
from
ptsexcept
import
*
...
...
@@ -45,9 +46,10 @@ class ad9516:
raise
PtsCritical
(
"AD9516: reference frequency lower then 1 MHz! OSC1/OSC2 or their connections to AD9516 might be broken."
)
def
check_lock
(
self
):
for
i
in
range
(
10
):
for
i
in
range
(
50
):
time
.
sleep
(
0.5
)
if
(
self
.
read_reg
(
0x1f
)
&
(
1
<<
0
)):
print
"AD9516 PLL locked"
print
"AD9516 PLL locked
after: "
+
str
((
i
+
1
)
*
0.5
)
+
"s
"
break
else
:
raise
PtsCritical
(
"AD9516 PLL did NOT lock. This might be caused by placing wrong OSC1/OSC2 oscillator."
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment