Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DAC 600M 12b 1cha DDS
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 4
    • Issues 4
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DAC 600M 12b 1cha DDS
  • Wiki
  • Home

Home

Last edited by Mikolaj Sowinski (CTI) Jun 17, 2019
Page history

FMC DAC 600M 12b 1cha DDS

Project description

The FMC DAC 600M 12b 1cha DDS board can be used to distribute RF signals over the White Rabbit network.
The idea of RF distribution over WR is described in the Distributed Direct Digital Synthesis over White Rabbit (D3S) project.
This card was also utilised in a project for the Distribution of SPS RF over White Rabbit (CERN Only).

Together with the Simple PCIe FMC Carrier - SPEC this board makes a complete WR RF distribution node.

fmc_dds_v3

*FMC DDS board version 3


Main Features

  • Low-Pin Count FMC
  • I/Os (LEMO 00):
    • 50 Ohm RF reference in (up to 500 MHz)
    • 50 Ohm RF monitor/synthesis out (up to 500 MHz)
    • Jitter < 20ps RMS (V2-1 design). (Goal < 2ps RMS (V3?))
    • Divided beam clock output (LVTTL)
    • External Trigger input (LVTTL)
    • Fine-delay adjusted RF synchronous trigger output (LVTTL)
  • 14-bit 600MHz DAC (MAX5890EGK+D) with splitter and amplifier
  • ADF4002 phase detector + programmable LPF + 16-bit ADC
  • AD9516 PLL for jitter cleaning of the synthesized RF signal
  • Clocking resources
    • 1x 25 MHz TCXO controlled by a DAC with SPI interface (AD5662, used by White Rabbit PTP core)
    • Low-jitter frequency synthesizer/fanout (AD9516)
    • Trigger output (beam-clock synchronous) with fine delay adjustment by SY89295
  • Miscellaneous
    • On-board thermometer IC (DS18B20U+)
    • Two MCP9801 thermometer IC's mounted in heat critical locations
    • 2kbit EEPROM (M24C02) connected for storing application parameters
    • 2 LEDs
  • 6-layer PCB

Project information

  • Official production documentation (schematics, PCB, etc.): EDMS: EDA-03010
  • Block diagram showing possible use
  • Users
  • Frequently Asked Questions

Project upgrade - RFoWR starter kit.

In the latter half of 2018, work on the fmc-dac600M-12b-1cha-dds has been restarted at CERN. The goal is to produce an RFoWR starter kit. This kit will encompass hardware and software packages. Together, they may be used as with a quick start guide for distributing RF signals using a White Rabbit network.

  • Meeting notes.

Related projects

  • FMC DAC 600M 12b 1cha DDS Testing
  • Distributed DDS over White Rabbit

Contacts

Commercial producers

  • Creotech, Poland

General question about project

  • Tomasz Włostowski - CERN

Status

Date Event
01-04-2013 Specification written.
24-04-2013 Boards received and powered on, no smoke so far. One bug fixed (no 3.3V routed to the VCXO and PLL).
08-05-2013 Proof-of-concept VHDL and software.
20-11-2013 Specification of new version (v2) of the board including functionality of pulse generation with <50 ps RMS jitter and programmable fine delay.
22-11-2013 LNLS put order for the v2 design.
29-12-2013 Schematics of v2 at repository - ready for review.
20-01-2014 Reviewed schematics of v2: Review-jan-2014.
24-09-2014 V2 Design released in EDMS.
15-01-2015 4 EDA-03010-V1-0 cards built and powered (order).
24-08-2015 Production test system written. Not yet tested.
29-09-2015 PTS not yet tested. Some components need to be changed. Spurs on phase noise need investigation.
30-09-2015 Measured jitter 15 ps RMS. Goal is <2 ns. Should replace PLL + VCXO (500 MHz) by an AD9516, add test support logic (LDO type).
04-04-2016 5 EDA-03010-V1-0 cards with modifications built and received (order).
09-07-2018 Opening up project to investigate RF timing distribution over WR.
08-11-2018 Proposal to create a v3.0 to address some v2.0 issues.
28-11-2018 Received v3.0 schematics from Creotech Review-dec-2018.
14-12-2018 Schematic review v3.0 Review-dec-2018.
11-01-2019 Received updated v3.0 schematics from Creotech Review-dec-2018.
23-01-2019 Kickstarted fmc-dac600m-12b-1cha-dds upgrade project with Creotech dds-upgrade-meeting-notes.

9 July 2018

Files

  • fmc_dds.jpg
  • fmc_dds_small.jpg
Clone repository
  • Dds upgrade meeting notes
  • Documents
  • Faq
  • Home
  • Review dec 2018
  • Review jan 2014
  • Users
  • Documents
    • Eda 03010 v2 0 schematic package
    • Project attachments
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.