Impossible to use pulse output without using VCXO PLL
The current clock connection scheme requires the VCXO PLL (jitter cleaner) to be locked to the DDS output in order to produce the clock for the pulse output's flip flop. This makes the card unable to work with a wider frequency range (it's restricted to the VCXO frequency).