Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DAC 600M 12b 1cha DDS
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 4
    • Issues 4
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DAC 600M 12b 1cha DDS
  • Issues
  • #17

Closed
Open
Opened Mar 10, 2020 by John Gill@jgill
  • Report abuse
  • New issue
Report abuse New issue

Noise peak between 8-10 kHz on AD9516 system PLL

The AD9516 system PLL (IC9) suffers from phase noise in the 8-10 kHz range. This noise is different on each reboot/restart of the system.

Measured using the U.FL connector (j5 or j6) and the phase noise analyser. The phase noise typically observed on the 125 MHz WR reference clock is ~2 ps RMS jitter from 10 Hz to 5 MHz. However, its performance can degrade significantly and may exhibit noise up to 10 ps RMS jitter.

To remedy this situation, it is proposed that we replace the AD9516 with an LTC6950.

It should also be noted that version 2 of this FMC-DAC-600m-12b-1cha-dds also suffered from this issue.

Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
0
Labels
None
Assign labels
  • View project labels
Reference: project/fmc-dac-600m-12b-1cha-dds#17