



Copyright CERN 2011.
This document describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify the documentation in the spirit of the CERN OHL v. 1.1. Any use of the Open Hardware description is distributed WITHOUT ANY WARRANTY OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. See the CERN OHL v. 1.1 for applicable conditions.


I/O Line testing




HS clock & serdes testing




Power pin testing



High Pin Count Rows





Low Pin Count Rows



Vadj taken from G39 pin
P3V3 taken from D40 pin
P12V taken from C35 pin

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment		FMC Carrier Tester	
Document	FMC Carrier Tester FMC Connector Breakout		
	Designer	T. Wlowski	
	Drawn by	T. Wlowski	26/05/2011
	Check by	-	
	Last Mod.	-	8/16/2011
	File	fmc connector SchDoc	
	Print Date	8/18/2011	11:22:11 AM
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-02327-V1-0	Sheet 2 of 2
		A3	1/1



Use only for the control