Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC ADC 500M 14b 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • CI / CD
    • CI / CD
    • Pipelines
    • Jobs
    • Schedules
    • Charts
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • Projects
  • FMC ADC 500M 14b 4cha
  • Wiki
  • Home

Home

Last edited by Erik van der Bij May 20, 2022
Page history

FMC ADC 500M 14b 4cha

Project description

The FMC ADC 500M 14b 4CHA is a 4-channel 500 MSPS 14 bit ADC card in FMC (FPGA Mezzanine Card, VITA 57.1) format using a High Pin-Count (HPC) connector. The module has 4 DC-coupled input channels with 50 Ω input impedance.

FMCADC500M14b4cha_top

FMC ADC 500M 14b 4CHA, Hardware Rev C 2020

License

This project is licensed under CERN Open Hardware Licence v2 (CERN-OHL-S)

Specifications

Parameter Value
PCB format VITA 57.1 FMC HPC (single width, ruggedized)
Vadj voltage 1.8 V with protection if Vadj > 2.1 V
Connectors SMA
Sampling Rate 500 MSPS
Input Signal Type single-ended
Resolution 14 bits
Number of Channels 4
Bandwidth (-3dB) DC to 500 MHz (or better)
Input Signal Coupling and Termination DC 50 Ω
Input Signal Range +/- 500 mV
Max Input Signal Amplitude +/- 1 V
SNR ≥ 60 dB full bandwidth
ENOB ≥ 9.5 at 70-250 MHz
SFDR ≥ 70 dBc at 70-250 MHz
THD ≥ 65 dB at 70-250 MHz
Offset Adjustment Range N/A
Additional I/O External 10 MHz clock input
5 LEDs
Self-calibration N/A
ADC interface JESD204B (8 lanes)
FMC EEPROM 24LC64, as per VITA 57.1
12 V supply current (typ.) 290 mA
3.3 V supply current (typ.) 1410 mA
1.8 V supply current (typ.) 780 mA
Power Consumption (typ.) 9.54 W

Block diagram

FMCADC500M14b4cha_system_block_v3

Notes:

  • The ADC is the ADS54J54 (Texas Instruments)
  • All clocks are generated by the Si5394 (Silicon Labs). The device has a working configuration during start-up, but can also be programmed during operation.
  • Optional synchronization to external clock source
  • DC/DC converters can be synchronized to a frequency generated by the FPGA

Project information

Hardware

  • Schematics (fmc-adc-500m14b4cha_schematics.pdf)
  • Altium PCB Project files
  • Manufacturing files

Application notes

  • Clock configuration (Si5394)
  • ADC configuration (ADS54J54)

Related links

  • Users

Contacts

Commercial producers

  • FMC ADC 500M14b4cha - IAM Electronic GmbH, Germany

General questions about project

  • Philipp Födisch - IAM Electronic GmbH

Status

Date Event
12-07-2019 Start of project.
25-11-2019 First prototype ready
19-02-2020 Revision C of project ready
12-01-2021 CERN has received 60 cards for use in beam instrumentation systems
01-04-2021 Decision to licence the project under CERN OHL

20 May 2022

Clone repository
  • Adc configuration
  • Clock configuration
  • Users
  • Home
  • Images
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.